VLSI Basic

it's the site made for the ASIC physical design engineer for clear the every VLSI basics of Physical design. you can comments for the query, we will come with nice explanation to you

Friday, 12 September 2014

PowerPlanning


Posted by Jitu Mistry at 12:41 1 comment:
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest
Newer Posts Older Posts Home
Subscribe to: Posts (Atom)

Subscribe To

Posts
Atom
Posts
All Comments
Atom
All Comments

Blog Archive

  • ▼  2017 (2)
    • ▼  January (2)
      • VIRTUAL CLOCK
      • TCD (Test-key Critical Dimension) Cell
  • ►  2016 (3)
    • ►  January (3)
  • ►  2015 (9)
    • ►  October (1)
    • ►  September (6)
    • ►  August (1)
    • ►  March (1)
  • ►  2014 (31)
    • ►  November (2)
    • ►  October (7)
    • ►  September (6)
    • ►  July (9)
    • ►  January (7)

Search This Blog

Popular Posts

  • Clock Tree Synthesis
  • Clock Skew
  • What is "Clock Reconvergence Pessimism Removal" (CRPR)?
  • CPPR (Common Path Pessimism Removal)
  • VIRTUAL CLOCK
  • Scan Chain Reordering
  • Noise Margin
  • Min Pulse Width
  • TCD (Test-key Critical Dimension) Cell
  • Electrical Rules Checking (ERC)

Total Pageviews

By Jitu Mistry. Simple theme. Powered by Blogger.